# PBK 203 02/1 Telecom switched mode power supply regulator 

## Description

PBK 203 02/1 is a monolithic control circuit intended for unisolated buck-mode (step-down) DC/DC-converters. It works directly of a high voltage power supply ( -38 V to -80 V ) making it ideal for use in telecom line-card applications. It includes all necessary functions to achieve a high performance solution with a minimum of external components. PBK 203 02/1 includes a N-channel power-DMOSFET switch.

## Key Features

- Current mode control with internal slope compensation
- External programmed softstart/ softstopp
- Internal power-DMOS as switch
- Over temperature protection (OTP)
- Under voltage lockout (UVL)
- Alarm output for OTP and current limit


Figure 1. Block diagram.

Maximum Ratings

| Parameter | Pin No. ${ }^{*}$ | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Voltage |  |  |  |  |  |
| Input supply voltage | 12 | VB | -80 |  | V |
| Digital inputs voltage | 5 | VS | 0 | 6.5 | V |
| Digital output pull-up voltage | 23 | VA | 0 | 6.5 | V |
| Digital output sink current |  | $\mathrm{I}_{\mathrm{A}}$ | 300 | uA |  |
| Error amplifier input |  | -9 | 0 | V |  |
| Error amplifier max output current |  | -1 | 1 | mA |  |

Output driver currents

| peak |  | 2 | A |
| :--- | :--- | :--- | :--- |
| continuos |  | 0.7 | A |
| Storage temperature | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Junction temperature | -35 | +150 | ${ }^{\circ} \mathrm{C}$ |

## Recommended Operating Conditions

| Parameter | Pin No. ${ }^{*}$ | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Ambient temperature range |  | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |  |
| Oscillator frequency |  | RT | 100 | 600 | kHz |
| Frequency programming resistor | 70 | 300 | $\mathrm{k} \Omega$ |  |  |
| Current sense resistor | 0.39 | $\Omega$ |  |  |  |



Figure 2. Definition of symbols

| Parameter | Pin No.* | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage (VB) | 12 | VB |  | -80 |  | -38 | V |
| Supply Current |  |  |  |  |  |  |  |
| Ic |  | $\mathrm{I}_{\mathrm{C}}$ |  |  | 3.5 | 6 | mA |
| Ic-standbye, Note 1 |  |  |  |  | 1.5 |  | mA |
| Voltage Reference |  |  |  |  |  |  |  |
| VEE $\mathrm{T}=25^{\circ} \mathrm{C}$ | 10 | VEE |  | -11.10 | -10.90 | -10.65 | V |
| VEE |  |  |  | -11.10 | -10.90 | -10.65 | V |
| VBB | 16 | VBB |  | 8 | 10 | 12 | V* |
| VEE- Short circuit current |  |  |  | 1.5 |  | 10 | mA |
| VBB-short circuit current |  |  |  | 3 |  | 10 | mA |
| * measured with respect to VB |  |  |  |  |  |  |  |
| Under voltage lockout |  |  |  |  |  |  |  |
| Stop Threshold |  |  |  | -35 |  | -31 | V |
| Hysteresis |  |  |  | 2.5 |  | 4.7 | V |
| Over temperature protection |  |  |  |  |  |  |  |
| Stop Threshold |  |  |  | 130 |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Hysteresis |  |  |  | 10 |  | 30 | ${ }^{\circ} \mathrm{C}$ |
| Softstart |  |  |  |  |  |  |  |
| Power-on-delay |  |  |  | 0.2 | 0.6 | 2 | ms |
| Start/ Stopp -time |  |  | CSOFT=2.2 nF |  | 3.0 |  | ms |
| Standby delay at 500 kHz |  |  |  | 5 |  | 7 | $\mu \mathrm{s}$ |
| Oscillator section |  |  |  |  |  |  |  |
| Initial frequency, Fi |  |  | $\mathrm{RT}=90 \mathrm{k} \Omega$ | 425 | 475 | 525 | kHz |
| Temperature stability |  |  | $\mathrm{RT}=90 \mathrm{k} \Omega$ | -3 |  | +3 | \% |
| STB logic '0' |  |  |  | 0 |  | 1 | V |
| STB logic ' 1 ' |  | VS |  | 2.5 |  | 6.5 | V |
| STB Pin impedance |  |  |  | 20 |  | 40 | $k \Omega$ |
| Slope compensation |  |  |  |  |  |  |  |
| slope amplitude (p-p) |  |  | $\mathrm{RS}=18 \mathrm{k} \Omega$ |  | 320 |  | mV |
| slope duty cycle |  |  |  | 85 |  | 95 | \% |

## Notes

1. Not covered by final test programme.

## Electrical Characteristics

| etrical c | erating | itions, | otherwise |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Pin No.* | Symbol | Conditions | Min | Typ | Max | Unit |

Comparator section

| Delay SNS to SWOUT | 200 | 240 | ns |
| :--- | :--- | :--- | :--- |
| Blanking time | 40 | 100 | ns |

Error amplifier

| Open Loop Gain |  | 85 |  | dB |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Bandwidth | 800 | 1000 | 1300 | kHz |  |
| Input common mode range |  | 0 | -9 | V |  |
| Output range |  | -9.5 | -8 | V |  |
| Max output current |  |  | -1 | 1 | mA |
| INV startpoint for frequency decrease | 1 | INV | -5.1 |  | -4.9 |
| Frequency decrease rate (\% of Fi/INV) |  | 20 | 25 | 30 | $\% / V$ |
| Max frequency decrease (\% of Fi) |  |  | 25 |  | $\%$ |
| Offset (including softstart error) | -25 |  | +25 | mV |  |

## Alarm

| Current limit alarm level (INV rel V8) | -4 |  | -15 | $\%$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Sink current |  |  | 0.5 |  | mA |
| Logic low voltage (la=0.5mA) | VA |  | 1 | V |  |
| Pull-up voltage |  |  | 6.5 | V |  |


| Power DMOSFET | $\mathrm{T}=27^{\circ} \mathrm{C}$ | 0.7 | 0.9 | 1.2 | $\Omega$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Switch-fet RON |  | 0.5 | 2.0 | $\Omega$ |  |
| Switch-fet RON |  |  |  |  |  |

Thermal Charactenstics

| Parameter | Pin No.* | Symbol | Conditions | Min | Typ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Thermal resistance |  | 24 SOIC BW | Max | Unit |  |
| Power losses | 24 SOIC BW | 13 |  |  |  |



Figure 3. Pin configuration.

## Pin description

| so | Symbol | Description |
| :---: | :---: | :---: |
| 1 | INV | Inverted input to error amplifier. The error amplifier has a bandwidth of typical 1 MHz . The noninverted input is internally connected to a reference voltage. The reference voltage is at softstart decreased from 0 V to -8 V . The slope length TSOFT depens on the external capacitor CSOFT, TSOFT(ms) = 1.4.CSOFT(nF) |
| 2 | COMP | This is the output of the error amplifier as well as input to the current mode PMW-comparator. The level at COMP sets the peak output current from the switch. Connect a RC-link between COMP and INV to set the regulator loop compensation. The normal output range at COMP is -8 V to -9 V . |
| 3 | N.C. |  |
| 4 | OSC | The oscillator uses an internal capacitance and an external resistor to set the regulator switching frequency. The external resistor is connected between RT and GND and sets the frequency according to the following equation: $\mathrm{f}(\mathrm{kHz})=44000 / \mathrm{RT}(\mathrm{k} \Omega)$. Recommended operating frequency is maximum 600 kHz . |
| 5 | STB | The regulator is set to standby mode if STB is connected to a Logic high level ( +3 V to +6.5V, relative to GND). |
| 6,7 | SBT | SBT shall be connected to VB with either pin 6 and 7 or pin 18 and 19. |
| 8 | SLP | Slope compensation is needed to prevent instability when duty cycle is above $50 \%$. Slope compensation is added to the sensed current signal. The amount of slope compensation is programmed with an external resistor between RS and GND. The slope length is $90 \%$ of the oscillator period. The slope peak to peak value is set according to the following equation: Uslope $(\mathrm{V})=9 / \mathrm{RS}(\mathrm{K} \Omega)$. |
| 9 | GND | All voltages are measured with respect to GND. |
| 10 | VEE | The control circuit includes a linear regulator for internal power supply of the circuit. This voltage is accessible at VEE and should be bypassed to GND with a ceramic low ESL capacitor. VEE $=-11 \mathrm{~V}$. VEE is generated with a bandgap reference and has an accuracy of $+/-3 \%$. VEE can be externally loaded with maximum 1 mA . The internal reference voltage to the error amplifier is derived directly from VEE (via softstart). |
| 11 | N.C. |  |
| 12 | VB | The power supply - battery voltage - is connected to VB. VB should be bypassed to GND with a ceramic, low ESL capacitor. The maximum battery voltage is -80 V . At voltages bellow -35 V the under voltage lockout will disable the driver to the DMOSFET resulting in a high impedance output at SWOUT. |
| 13 | SNS | A current sense resistor should be connected between SNS and PVB. Maximum current is programmed with the value of the resistor. The internal current limit level is set to 0.5 V measured at SNS with respect to PVB. |

## Pin description

| so | Symbol | Description |
| :---: | :---: | :---: |
| 14 | PVB | Power supply connection to power switch. PVB should be connected via an inductor to VB. |
| 15 | N.C. |  |
| 16 | VBB | The power to the DMOSFET driver is supplied from VBB. VBB is approximately 10 V above VB. VBB should be bypassed to VB with a ceramic, low ESL capacitor. |
| 17 | N.C. |  |
| 18,19 | SBT | SBT shall be connected to VB with either pin 18 and 19 or 6 and 7. |
| 20 | SWOUT | Switching power output. Recommended output current is up to 700 mA . |
| 21,22 | N.C. |  |
| 23 | ALARM | To use the alarm output a pull-up resistor should be connected from ALARM to a logic level power supply ( 3 V to 6.5 V ). ALARM is forced low if the over temperature protection (OTP) is activated or if the regulator works in the current limit mode. The OTP is activated if chip temperature is above $130^{\circ} \mathrm{C}$ and it has an hysteresis of minimum $10^{\circ} \mathrm{C}$. |
| 24 | SOFT | An external softstart/softstopp capacitor shall be connected between SOFT and GND. The start/stopp time is set according to the following equation: TSOFT $(\mathrm{ms}) \approx$ 1.4.CSOFT $(\mathrm{nF})$. Softstopp is activated only with the STB signal. At softstopp the output voltage is decreased from nominal voltage to near zero voltage. At an output voltage $<4 \%$ of nominal output voltage the output drive are disabled. |

## Functional description

PBK 20302 is a current mode regulator with fixed frequency. It has good load transient response and automatic feedforward compensation.
Slope compensation, necessary for operation with duty cycle $>50 \%$, is provided by an internal slope compensation circuit that is programmed with an external resistor. Current mode control makes it possible to current limit the regulator pulse by pulse. A blanking circuit disables the current mode comparator for the leading edge of the current sense signal. This eliminates the need for an external current sense filter. Minimum on-time is limited by the blanking time and propagation delay from the current mode comparator to SWOUT and is approximately 200 ns. The characteristics of the current limit is improved by a decrease in switching frequency when the regulator is short circuited.

The decrease in switching frequency starts when output voltage is $5 / 8$ of nominal value. It decreases linear to nominal frequency divided by of 4 when output voltage reaches $15 \%$ of nominal output voltage. This prevents the output current to raise uncontrollable when the output is short circuit. Switching frequencies up to 600 kHz is possible. Duty cycle on the switch DMOSFET is maximised to $90 \%$.

The regulator includes an Over Temperature Protection (OTP) with hysteresis. An Under Voltage Lockout (UVL) shuts of the regulator when the input voltage is below 35 V . The STB input can be used to set the regulator in standby mode. The OTP can be monitored at the ALARM output from the regulator. The ALARM output also indicate if the regulator works in current
limit. When OTP, UVL or STB is true the driver to the switch and are disabled and softstart is reset. When OTP, UVL and STB turns false softstart is performed after a delay of approx. 1 ms . The softstart ramps the reference voltage to the error amplifier with a slope that depend on the external capacitor CSOFT. When the requlator is set to standby mode the reference voltage decrease with the same slope. The drivers to the switch is then disabled when the reference to the error amplifier is below -0.3 V .
The error amplifier has high impedance inputs. The bandwith is typical 1 MHz . The output and INV input is accesible for loop compensation. The output is levelshifted /inverted to the current mode comparator.


Figure 4. Typical step-down converter application.

## Application Information

## Description Of A Typical Step-

 down Converter Application$\mathrm{L}_{1}$ and the $\mathrm{C}_{\text {oUt }}$ capacitors are working as the output "filter". $\mathrm{D}_{1}$ is the freewheeling diode.
$R_{1}$ and $R_{2}$ are feeding the output voltage back to the error amplifier and are used to program the output voltage. $C_{F B}$ and $R_{F B}$ are working together with $R_{1}$ and $R_{2}$ as network in the voltage feedback loop.
$\mathrm{C}_{1}, \mathrm{~L}_{2}$ and $\mathrm{C}_{2}$ are working as an input filter protecting the input voltage from noise. $\mathrm{C}_{\mathbb{I N}}$ and $\mathrm{L}_{\mathbb{N}}$ could be used if extra protection is needed for the input voltage.
$\mathrm{C}_{E E}$ and $\mathrm{C}_{\mathrm{BB}}$ are stabilising internal voltages in the circuit.
$R_{\text {SNS }}$ is working as current feedback and is programming the maximum output current. $R_{T}$ is setting the switching frequency.
$R_{S}$ is used to set an internal slope compensation ramp to make the application stable when working with a duty cycle $>50 \%$ (i.e. Vout/Vin $>50 \%$ ). $\mathrm{C}_{\text {SOFT }}$ is used to set the soft start and soft stop time.

Pin 5, STB, which is the standby input, could be used to put the circuit in standby when connected to +3 V or +5 V . If standby isn't going to be used it's recommended that pin 5 is connected to GND.
Pin 23, alarm, should be connected with a $20 \mathrm{k} \Omega$ pull up resistor to +3 V or +5 V if the alarm function is going to be used. Pin 23 will then be pulled low if the circuit is working in current limit mode or if the circuit temperature is higher than $130^{\circ} \mathrm{C}$.

## Components You Usually Don't Have To Change

Internal voltages stabilised with $\mathrm{C}_{\text {EE }}$ and $C_{B B}$
$\mathrm{C}_{E E}$ and $\mathrm{C}_{B B}$ are used to stabilise internal voltages and should both be 100 nF cer.
Input filter $-C_{1}, L_{1}$ and $C_{2}$ with optional $\mathrm{C}_{\text {IN }}$ and $\mathrm{L}_{\text {IN }}$
$\mathrm{C}_{1}, \mathrm{~L}_{2}$, and $\mathrm{C}_{2}$ are used as an input filter protecting the input voltage from
noise from the switch. With $\mathrm{C}_{1}=470 \mathrm{nF}$ cer, $L_{2}=10 \mu \mathrm{H}, \mathrm{C}_{2}=680 \mathrm{nF}$ cer the ripple on the input voltage will be $\sim 80$ $m V_{\text {p-p }}$. By using an extra input filter with $\mathrm{C}_{\mathrm{IN}}=330 \mathrm{nF}$ cer and $\mathrm{L}_{\mathrm{IN}}=10 \mu \mathrm{H}$ the input ripple will be reduced to $\sim 30 \mathrm{mV}_{\text {P.p }}$. The above figures yield when using a switched power supply as input voltage. Other voltage sources might give other result depending on what kind of output impedance the voltage source has and what kind of impedance the distribution system have. $\mathrm{C}_{\text {IN }}$ or $\mathrm{L}_{\mathrm{IN}}$ could of course be increased to get an even smaller disturbance on the input voltage.
$\mathrm{C}_{2}$, which is connected to PVB, pin 14, is very important for the stability in this point, because PVB is used as a virtual ground for the current feedback.
Therefore should $\mathrm{C}_{2}$ be connected close to the circuit and have short way to GND.

## Setting the switching frequency with $\mathbf{R}_{\mathrm{T}}$

The resistor RT is setting the switching frequency by the formula:

$$
\mathrm{R}_{\mathrm{T}}(\mathrm{k} \Omega)=\frac{44000}{\mathrm{~F}(\mathrm{k} \Omega)}
$$

To be able to use the recommended output filter and error amplifier network as below the switching frequency should be $\sim 450$ to 500 kHz . This would give an $\mathrm{R}_{\mathrm{T}} \approx 90 \mathrm{k} \Omega$.
Output filter - L2, $\mathrm{C}_{\text {out1 }}$ and $\mathrm{C}_{\text {Out } 2}$
The output filter consists of $L_{2}, C_{\text {Out1 }}$ and $\mathrm{C}_{\text {Out } 2}$. The components values, $\mathrm{L}_{2}=$ $68 \mu \mathrm{H}, \mathrm{C}_{\text {Out } 1}=47 \mu \mathrm{~F}$ elyt and $\mathrm{C}_{\text {Out } 2}=470$ nF cer, has been calculated and verified for an output voltage of $\sim-20$ to -30 V and with an input voltage range from $\sim-38$ to -80 V .

## The error amplifier network $\mathrm{R}_{\mathrm{FB}}$ and $\mathrm{C}_{\mathrm{FB}}$.

RFB and CFB are designed considering the above switching frequency and output filter. The components values, $\mathrm{R}_{\mathrm{FB}}$ $=30 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{FB}}=10 \mathrm{nF}$ cer, has been calculated and verified for an output voltage of $\sim-20$ to -30 V and with an input voltage range from $\sim-38$ to -80 V .

## Minimum output current - $\mathbf{R}_{\mathrm{L}}$

Since the DC/DC application could be seen as a current source with the switch inductor $L_{1}$ as the current sourcing component and that the circuits duty cycle (on time of the switch) not can be zero, there will be a minimum load current. Therefore the resistor $R_{L}$ has been put between the output voltage and ground working as a dummy load of about $9-10 \mathrm{~mA}$.

## Components that you use to program the application

If you use the standard values as described above and the application according to figure 4 there are just five component values to calculate, $\mathrm{R}_{1}, \mathrm{R}_{2}$, $\mathrm{R}_{\mathrm{SNS}}, \mathrm{R}_{\mathrm{S}}$, and $\mathrm{C}_{\text {SOFT }}$.

## Setting the output voltage with $R_{1}$ and $R_{2}$

R1 and R2 set the output voltage. Two equations are needed:
(1a) $V_{\text {Out }}=-8 \cdot \frac{R_{1}+R_{2}}{R_{1}}$
Note! $\mathrm{V}_{\text {Out }}$ is negative.
(1b) $R_{2}=\frac{R_{1} \cdot V_{0 u t}}{8}+R_{1}$
(2) $R_{1} / / R_{2} \approx R_{F B} \cdot 2 ; R_{F B}=30 \mathrm{k} \Omega$

In equation (1) the -8 is the internal reference voltage. By setting the resistor ladder $R_{1}, R_{2}$ to scale the output voltage to -8 V the output voltage is programmed. $R_{1}$ and $R_{2}$ together with $R_{F B}$ are forming the voltage feedback loop. Therefore you have to use the equation (2) to be able to get the right amplification in the loop. The easiest way to calculate the resistor values is to start with $\mathrm{R} 1=100$ $k \Omega$ and then check the parallel value of $R_{1}$ and $R_{2}$ which should be $\approx R_{F B} \cdot 2$. These calculations might have to been done a couple of times to get the right parallel value to match $\mathrm{R}_{\mathrm{FB}}$.

## Setting max output current with $\mathbf{R}_{\text {SNS }}$

Using the $R_{\text {SNS }}=0.39 \Omega$ will give a maximum output voltage of 700 mA . Increasing the $\mathrm{R}_{\mathrm{SNS}}$ to $0.82 \Omega$ will give a maximum output current to about 350 mA . This yields with an nominal input voltage of 48 V .

## Setting the slope compensation with $\mathbf{R}_{\mathrm{s}}$

$R_{s}$ is setting internal slope compensation and is affected by the output voltage and switch inductor $L_{1}$ that has been chosen for the application. It's recommended that $R_{s}$ always is set even when the duty cycle is $<50 \%$, e.g.
$\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}<50 \%$.
The formula to use is:

$$
\mathrm{R}_{\mathrm{S}}=\frac{1}{23} \cdot \frac{\mathrm{~V}_{\text {out }}}{\mathrm{L}_{1}}
$$

## Setting the soft start and soft stop

 time with $\mathrm{C}_{\text {SOFT }}$$$
\mathrm{T}_{\text {Soft }}(\mathrm{ms})=1.4 \cdot \mathrm{C}_{\text {Soft }}(\mathrm{nF})
$$

A 2.2 nF ceramic capacitor will give a soft start time of about 3 ms .

## Design examples

In the below design examples following data yields:

| Input voltage range | -38 to -80V |
| :--- | ---: |
| Maximum output current | 700 mA |
| Soft start and soft stop | $\sim 3 \mathrm{~ms}$ |
| Switching frequency | $\sim 450-500 \mathrm{kHz}$. |
| Output voltage accuracy | $<+/-0.5 \mathrm{~V}$ |
| Output impedance | $<10 \Omega$ |
| Output voltage ripple | $<90 \mathrm{mV} \mathrm{rms}$ |
| Input voltage ripple | $<60 \mathrm{mV} \mathrm{rms}$ |
| Input voltage ripple | $<20 \mathrm{mV} \mathrm{rms} \mathrm{with}$ |
| PSRR | optional input filter |
| PSRR | $>40 \mathrm{~dB}(0-20 \mathrm{kHz})$ |

Component values that differ between the two examples are in bold font.

| Example of a -48/-24 V step down application |  |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{R}_{1}=100 \mathrm{k} \Omega$ | 0.2\% | $\mathrm{C}_{1}=470 \mathrm{nF}$, cer |  |
| $\mathrm{R}_{2}=200 \mathrm{k} \Omega$ | 0.2\% | $\mathrm{C}_{2}=680 \mathrm{nF}$, cer |  |
| $\mathrm{R}_{\mathrm{T}}=90 \mathrm{k} \Omega$ |  | $\mathrm{C}_{\text {out } 1}=47 \mu \mathrm{~F}$, elyt |  |
| $\mathrm{R}_{\mathrm{s}}=15 \mathrm{k} \Omega$ |  | $\mathrm{C}_{\text {out } 2}=470 \mathrm{nF}$, cer |  |
| $\mathrm{R}_{\text {fb }}=30 \mathrm{k} \Omega$ |  | $\mathrm{C}_{\text {soft }}=2.2 \mathrm{nF} 50 \mathrm{~V}$, cer |  |
| $\mathrm{R}_{\mathrm{A}}=20 \mathrm{k} \Omega$ |  | $\mathrm{C}_{\text {fb }}=10 \mathrm{nF} 50 \mathrm{~V}$, cer |  |
| $\mathrm{R}_{\mathrm{L}}=2.7 \mathrm{k} \Omega$ |  | $\mathrm{C}_{\text {BB }}=100 \mathrm{nF} 50 \mathrm{~V}$, cer |  |
| $\mathrm{R}_{\text {SNS }}=0.39 \Omega$ |  | $\mathrm{C}_{\text {EE }}=100 \mathrm{nF} 50 \mathrm{~V}$, cer |  |
| $\mathrm{L}_{1}=68 \mu \mathrm{H}, 1 \mathrm{~A}$ |  |  |  |
| $\mathrm{L}_{2}=10 \mu \mathrm{H}, 1 \mathrm{~A}$ |  |  |  |
| $\mathrm{D}_{1}=1 \mathrm{~A}, 90 \mathrm{~V}$ schottky |  |  |  |
| Optional input filter: |  | $\mathrm{C}_{\text {N }}=330 \mathrm{n}, \mathrm{cer}$$\mathrm{L}_{\text {N }}=10 \mu \mathrm{H}, 1 \mathrm{~A}$ |  |
|  |  |  |  |
| Example of a -48/-28 V step down application |  |  |  |
| $\mathrm{R}_{1}=100 \mathrm{k} \Omega$ | 0.2\% | $\mathrm{C}_{1}=470 \mathrm{nF}$, cer |  |
| $\mathrm{R}_{2}=250 \mathrm{k} \Omega$ | 0.2\% | $\mathrm{C}_{2}=680 \mathrm{nF}$, cer |  |
| $\mathrm{R}_{\mathrm{T}}=90 \mathrm{k} \Omega$ |  | $\mathrm{C}_{\text {Out } 1}=47 \mu \mathrm{~F}$, elyt |  |
| $\mathrm{R}_{\mathrm{s}}=18 \mathrm{k} \Omega$ |  | $\mathrm{C}_{\text {out } 2}=470 \mathrm{nF}$, cer |  |
| $\mathrm{R}_{\text {FB }}=30 \mathrm{k} \Omega$ |  | $\mathrm{C}_{\text {soft }}=2.2 \mathrm{nF} 50 \mathrm{~V}$, cer |  |
| $\mathrm{R}_{\mathrm{A}}=20 \mathrm{k} \Omega$ |  | $\mathrm{C}_{\text {FB }}=10 \mathrm{nF} 50 \mathrm{~V}$, cer |  |
| $\mathrm{R}_{\mathrm{L}}=3 \mathrm{k} \Omega$ |  | $\mathrm{C}_{\text {BB }}=100 \mathrm{nF} 50 \mathrm{~V}$, cer |  |
| $\mathrm{R}_{\text {SNS }}=0.39 \Omega$ |  | $\mathrm{C}_{\text {EE }}=100 \mathrm{nF} 50 \mathrm{~V}$, cer |  |
| $\mathrm{L}_{1}=68 \mu \mathrm{H}, 1 \mathrm{~A}$ |  |  |  |
| $\mathrm{L}_{2}=10 \mu \mathrm{H}, 1 \mathrm{~A}$ |  |  |  |
| $\mathrm{D}_{1}=1 \mathrm{~A}, 90 \mathrm{~V}$ schottky |  |  |  |
| Optional input filter: |  | $\begin{aligned} & \mathrm{C}_{\mathrm{C}_{\mathrm{N}}}=330 \mathrm{n}, \mathrm{cer} \\ & \mathrm{~L}_{\mathbb{N}}=10 \mu \mathrm{H}, 1 \mathrm{~A} \end{aligned}$ |  |
|  |  |  |  |
| Example of choosing external components |  |  |  |
| Component | Manufacture | Part number | Value |
| $\mathrm{L}_{1}, \mathrm{~L}_{\text {IN }}$ | KOA | LPC4045TE 100K | 104H 1.02A |
| $\mathrm{L}_{2}$ | KOA | LPC9040TE 680K | $68 \mu \mathrm{H} 0.91 \mathrm{~A}$ |
| $\mathrm{D}_{1}$ | Telefunken | BYS11-90 | 90V 1.5A Schottky |
| $\mathrm{D}_{1}$ | Motorola | MBRS1100T3 | 100V 1A Schottky |
| $\mathrm{R}_{\text {SNS }}$ | KOA | SR73K2ATDJ0,39OHM | $0.39 \Omega$ |
| $\mathrm{R}_{\text {SNS }}$ | Draloric | D12200 0.39 5\%P5 | 0.39 2 \% |

## Thermal management

Detailed layout recommendations will be available with the test board.


Figure 5 Recommended PCB layout for cooling.

Information given in this data sheet is believed to be accurate and reliable. However no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Ericsson Microelectronics. These products are sold only according to Ericsson Microelectronics' general conditions of sale, unless otherwise confirmed in writing.

Specifications subject to change without notice. 1522-PBK 203 02/1 Uen Rev. C © Ericsson Microelectronics AB 2000

## ERICSSON

## Ericsson Microelectronics AB

S-164 81 Kista-Stockholm, Sweden
Telephone: +46 (0)8 7575000

